Utilizing Layout Effects for Analog Logic Locking
The article presents a novel method for protecting analog Intellectual Property (IP) in Integrated Circuits (ICs) by utilizing layout-based effects. The technique exploits the impact of Length of Oxide Diffusion…
Continue reading