logic synthesis

This paper discusses the development of two large-scale datasets, VeriGen and OpenABC-D, to assist in Machine Learning for Electronic Design Automation (EDA). VeriGen is a dataset of Verilog code gathered…